## In the Claims

This listing of claims will replace all prior versions and listings of claims in the application:

Ald	
-----	--

1

2

3

4

5

6

7 8

9 10

11

12

13 14

15

16

17 18

19

20

21

22

23

24

25

26

1. (Currently Amended) A data processing apparatus comprising:

a register file comprising a plurality of registers, each of said plurality of registers having a corresponding register number;

a first functional unit group connected to said register file and including a plurality of first functional units, said first functional unit group responsive to an instruction to

receive data from one of said plurality of registers corresponding to an instruction-specified first operand register number at  $\frac{1}{2}$  an operand input,

operate on said received data employing an instruction-specified one of said first functional units, and output data to one of said plurality of registers corresponding to an instruction-specified first destination register number from a first an output;

a second functional unit group connected to said register file and including a plurality of second functional units, said second functional unit group responsive to an instruction to

receive data from one of said plurality of registers corresponding to an instruction-specified second operand register number at  $\frac{1}{2}$  operand input,

operate on said received data employing an instruction-specified one of said second functional units, and output data to one of said plurality of registers corresponding to an instruction-specified second destination register number from a second an output;

a first comparator receiving an indication of said first operand register number of a current instruction and an indication of said second destination register number of an immediately



30

31

3233

48

49

50

51

52

53

54 55 preceding instruction, said first comparator indicating whether said first operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

34 a first register file bypass multiplexer connected to said register file, said first functional unit group, said second 35 functional unit group and said first comparator, said first 36 register file bypass multiplexer having a first input receiving 37 data from said register corresponding to said first operand 38 register number of said current instruction, a second input 39 connected to said second output of said second functional unit 40 group and an output supplying an operand to said first operand 41 input of said first functional unit group, said first multiplexer 42 selecting said data from said register corresponding to said first 43 44 operand number of said current instruction if said first comparator fails to indicate a match and selecting said second output of said 45 second functional unit group if said first comparator indicates a 46 47 match;

said first functional units of said first functional unit group and said second functional units of said second functional unit group selected whereby functions often executed simultaneously within the same instruction cycle have corresponding functional units placed in different functional unit groups and functions which are not often executed together within the same instruction cycle have corresponding functional units placed in the same functional unit group.

- 2. (Currently Amended) The data processing apparatus of claim
  1, wherein said register file, said first functional unit group,
  3 said second functional unit group, said first comparator and said
  4 first register file bypass multiplexer operate according to an
  5 instruction pipeline comprising:

Alo

7

8

9

10

8

9

10

11

1213

- a first pipeline stage consisting of a register read operation from said register file to provide operands for a selected functional unit of said first and second functional unit groups and a first half of operation of a said selected functional unit of said first and said second functional unit groups, and
- a second pipeline stage consisting of a second half of operation of said selected functional unit of said first and said second functional unit groups and a register write operation to said register file of results of operation of said selected functional unit of said first and second functional unit groups,
- wherein the sum of the time of said register read operation and said register write operation equals approximately the sum of the time of said first and second halves of operation of a slowest of said functional units of said first and second functional unit groups.
- 3. (Currently Amended) The data processing apparatus of claim
  1, further comprising an output register having an input connected
  to said second output of said second functional unit group and an
  output connected to said register file for temporarily storing said
  output of said second functional unit group prior to storing in
  said register corresponding to said second destination register
  number,
  - wherein said first comparator further receives an indication of said second destination register number of a second preceding instruction, said first comparator further indicating whether said first operand register number of said current instruction matches said second destination register number of said second preceding instruction, and
- wherein said multiplexer further has a third input connected to said output register output, said multiplexer selecting said output register output if said first comparator indicates a match.

DCDC177

Alo

7

8

9 10

11

12 13

- 4. (Canceled)
- (Currently Amended) The data processing apparatus of claim 1, said first comparator further receiving an indication of said 2 3 destination register of said immediately preceding instruction, said first comparator further indicating whether said 4 first operand register number of said current instruction matches 6 said first destination register number of said immediately preceding instruction, said first multiplexer further having a 7 third input connected to said first output of said first functional 9 unit group, and said first multiplexer selecting said first output of said first functional unit group if said first comparator 10 11 indicates a match.
  - 6. (Currently Amended) The data processing apparatus of claim
    1, said first functional unit group further responsive to an
    instruction to receive data from one of said plurality of registers
    corresponding to an instruction-specified third operand register
    number at a third an operand input,
  - 6 said apparatus further comprising:
    - a second comparator receiving an indication of said third operand register number of a current instruction and an indication of said second destination register number of said immediately preceding instruction, said second comparator indicating whether said third operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and
- a second register file bypass multiplexer connected to
  said register file, said first functional unit group, said second
  functional unit group and said second comparator, said second
  register file bypass multiplexer having a first input receiving
  data from said register corresponding to said third operand
  register number of said current instruction, a second input
  connected to said second output of said second functional unit





- group and an output supplying an operand to said third operand 21
- 22 input of said first functional unit group, said second multiplexer
- 23 selecting said data from said register corresponding to said third
- 24 operand number of said current instruction if said second
- 25 comparator fails to indicate a match and selecting said second
- output of said second functional unit group if said second 26
- 27 comparator indicates a match.
  - (Currently Amended) The data processing apparatus of claim 1 7.
- 6, said first comparator further receiving an indication of said 2
- destination register of 3 said immediately preceding
- instruction, said first comparator further indicating whether said 4
- 5 first operand register number of said current instruction-matches
- said first destination register number of said immediately 6
- preceding instruction, said first multiplexer further having a
- third input connected to said first output of said first functional 8
- unit group, said first multiplexer selecting said first output of 9
- said first functional unit group if said first comparator indicates 10
- 11 a match.
- 12 said second comparator further receiving an indication of said
- 13 destination register of said immediately preceding -
- instruction, said second comparator further indicating whether said 14
- third operand register number of said current instruction matches 15
- 16 said first destination register number of said immediately
- preceding instruction, said second multiplexer further having a 17
- third input connected to said first output of said first functional 18
- unit group, and said second multiplexer selecting said first output 19
- of said first functional unit group if said second comparator 20
- 21 indicates a match.
  - 1 (Currently Amended) The data processing apparatus of claim
  - 2 1 further comprising:

AlD

4

5

7

8

1

2

3

5

6

7

8

9

10 11 a third second comparator receiving an indication of said second operand register number of a current instruction and an indication of said second destination register number of an immediately preceding instruction, said third second comparator indicating whether said second operand register number of said current instruction matches said second destination register number of said immediately preceding instruction; and

a third second register file bypass multiplexer connected to 10 said register file, said first functional unit group, said second 11 functional unit group and said third second comparator, said second 12 register file bypass multiplexer having a first input receiving 13 data from said register corresponding to said second operand 14 15 register number of said current instruction, a second input connected to said second output of said second functional unit 16 group and an output supplying an operand to said second operand 17 input of said second functional unit group, said third second 18 multiplexer selecting said data from said register corresponding to 19 said second operand number of said current instruction if said 20 third second comparator fails to indicate a match and selecting 21 said second output of said second functional unit group if said 22 23 third second comparator indicates a match.

9. (Currently Amended) The data processing apparatus of claim 8, said third second comparator further receiving an indication of said first destination register number of an immediately preceding instruction, said third second comparator indicating whether said second operand register number of said current instruction matches said first destination register number of said immediately preceding instruction, said third second multiplexer further having a third input connected to said first output of said first functional unit group, and said third second multiplexer further selecting said first output of said first functional unit group if said third second comparator indicates a match.

12

28

29

## 10. (Canceled)

1	11. (Currently Amended) A data processing apparatus
2	comprising:
3	a first register file comprising a plurality of registers,
4	each of said plurality of registers having a corresponding register
5	number;
6	a second register file comprising a plurality of registers,
7	each of said plurality of registers having a corresponding register
8	number;
9.	a first functional unit group including an input connected to
10	said first and second register files, an output connected to said
11	first register file, and a plurality of first functional units, said
12	first functional unit group responsive to an instruction to
13	receive data from one of said plurality of registers in
14	said first and second register files corresponding to an
15	instruction-specified first operand register number at a first
16	an operand input,
17	operate on said received data employing an
18	instruction-specified one of said first functional units, and
19	output data to one of said plurality of registers in said
20	first register file corresponding to an instruction-specified
21	first destination register number from a first an output;
22	a second functional unit group including an input connected to
23	said first and second register files, an output connected to said
24	second register file, and a plurality of second functional units,
25	said second functional unit group responsive to an instruction to
26	receive data from one of said plurality of registers in
27	said first and second register files corresponding to an

instruction-specified second operand register number at a

second an operand input,

Dl<sup>o</sup>

operate on said received data employing an instruction-specified one of said second functional units, and output data to one of said plurality of registers in said second register file corresponding to an instruction-specified second destination register number from a second an output; and

a first crosspath connecting said second register file to said first functional unit group comprising

a first crosspath comparator, wherein, if said first operand register is in said second register file, said comparator receives an indication of said first operand register number of a current instruction and an indication of said second destination register number of a preceding instruction, and said first crosspath comparator indicates whether said first operand register number of said current instruction matches said second destination register number of said preceding instruction, and

a first crosspath multiplexer connected to said second register file, said first functional unit group, said second functional unit group and said first crosspath comparator, said first crosspath multiplexer having a first input receiving data from said register corresponding to said first operand register number of said current instruction, a second input connected to said second output of said second functional unit group and an output supplying an operand to said first operand input of said first functional unit group, wherein, if said first operand register is in said second register file, said first crosspath multiplexer selects said data from said register corresponding to said first operand number of said current instruction if said first crosspath comparator fails to indicate a match and selects said second

P.14



RID
H'

616263

64

65 66

67

68

69 70

1

2

3

4 5

6 7

8

9

10

11

12

13

14

output	of	said	second	l functio	nal	unit	group	if	said	first
crosspa	th	compai	rator i	ndicates	a m	match <u>;</u>				

said first functional units of said first functional unit group and said second functional units of said second functional unit group selected whereby functions often executed simultaneously within the same instruction cycle have corresponding functional units placed in different functional unit groups and functions which are not often executed together within the same instruction cycle have corresponding functional units placed in the same functional unit group.

## 12 to 16. (Canceled)

17. (New) The data processing apparatus of claim 1, wherein: said first functional unit group wherein

each first functional unit includes a output, and

further including an output multiplexer having a plurality of inputs receiving respective outputs of said first functional units and an output, said output multiplexer selecting said output of said instruction-selected one of said first functional units; and

said second functional unit group wherein

each second functional unit includes a output, and further including an output multiplexer having a plurality of inputs receiving respective outputs of said second functional units and an output, said output multiplexer

selecting said output of said instruction-selected one of said

15 second functional units.

1 18. (New) The data processing apparatus of claim 2, wherein:

each first functional unit of said first functional unit group

3 and each second functional unit of said second functional unit



1 2

3

5

6

7

9

10 11

12

13

14 15 group includes a pipeline latch in the middle for latching a logical state of said functional unit between said first pipeline stage and said second pipeline stage.

19. (New) The data processing apparatus of claim 11, wherein: said first functional unit group wherein

each first functional unit includes a output, and

further including an output multiplexer having a plurality of inputs receiving respective outputs of said first functional units and an output, said output multiplexer selecting said output of said instruction-selected one of said first functional units; and

said second functional unit group wherein

each second functional unit includes a output, and

further including an output multiplexer having a plurality of inputs receiving respective outputs of said second functional units and an output, said output multiplexer selecting said output of said instruction-selected one of said second functional units.